1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
|
;******************************************************************************
;* rasterizer.asm: SSE2/AVX2 tile rasterization
;******************************************************************************
;* Copyright (C) 2014 Vabishchevich Nikolay <vabnick@gmail.com>
;*
;* This file is part of libass.
;*
;* Permission to use, copy, modify, and distribute this software for any
;* purpose with or without fee is hereby granted, provided that the above
;* copyright notice and this permission notice appear in all copies.
;*
;* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
;* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
;* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
;* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
;* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
;* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
;* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
;******************************************************************************
%include "x86/utils.asm"
SECTION_RODATA 32
words_index: dw 0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0D,0x0E,0x0F
words_tile16: times 16 dw 1024
words_tile32: times 16 dw 512
SECTION .text
;------------------------------------------------------------------------------
; FILL_LINE 1:dst, 2:m_src, 3:size
;------------------------------------------------------------------------------
%macro FILL_LINE 3
%if ((%3) & (mmsize - 1)) == 0
%assign %%i 0
%rep (%3) / mmsize
mova [%1 + %%i], m%2
%assign %%i %%i + mmsize
%endrep
%elif (%3) == 16
mova [%1], xm%2
%else
%error "invalid line size"
%endif
%endmacro
;------------------------------------------------------------------------------
; FILL_SOLID_TILE 1:tile_order, 2:suffix
; void fill_solid_tile%2(uint8_t *buf, ptrdiff_t stride, int set);
;------------------------------------------------------------------------------
%macro FILL_SOLID_TILE 2
cglobal fill_solid_tile%2, 3,4,1
mov r3d, -1
test r2d, r2d
cmovnz r2d, r3d
movd xm0, r2d
%if mmsize == 32
vpbroadcastd m0, xm0
%else
pshufd m0, m0, q0000
%endif
%rep (1 << %1) - 1
FILL_LINE r0, 0, 1 << %1
add r0, r1
%endrep
FILL_LINE r0, 0, 1 << %1
RET
%endmacro
INIT_XMM sse2
FILL_SOLID_TILE 4,16
FILL_SOLID_TILE 5,32
INIT_YMM avx2
FILL_SOLID_TILE 4,16
FILL_SOLID_TILE 5,32
;------------------------------------------------------------------------------
; CALC_LINE 1:tile_order, 2:m_dst, 3:m_src, 4:m_delta,
; 5:m_zero, 6:m_full, 7:m_tmp
; Calculate line using antialiased halfplane algorithm
;------------------------------------------------------------------------------
%macro CALC_LINE 7
paddw m%7, m%3, m%4
pmaxsw m%2, m%3, m%5
pmaxsw m%7, m%5
pminsw m%2, m%6
pminsw m%7, m%6
paddw m%2, m%7
psraw m%2, 7 - %1
%endmacro
;------------------------------------------------------------------------------
; DEF_A_SHIFT 1:tile_order
; If single mm-register is enough to store the whole line
; then sets a_shift = 0,
; else sets a_shift = log2(mmsize / sizeof(int16_t)).
;------------------------------------------------------------------------------
%macro DEF_A_SHIFT 1
%if mmsize >= (2 << %1)
%define a_shift 0
%elif mmsize == 32
%define a_shift 4
%elif mmsize == 16
%define a_shift 3
%else
%error "invalid mmsize"
%endif
%endmacro
;------------------------------------------------------------------------------
; FILL_HALFPLANE_TILE 1:tile_order, 2:suffix
; void fill_halfplane_tile%2(uint8_t *buf, ptrdiff_t stride,
; int32_t a, int32_t b, int64_t c, int32_t scale);
;------------------------------------------------------------------------------
%macro FILL_HALFPLANE_TILE 2
DEF_A_SHIFT %1
%if ARCH_X86_64 && a_shift
cglobal fill_halfplane_tile%2, 6,7,9
%else
cglobal fill_halfplane_tile%2, 6,7,8
%endif
%if a_shift == 0
SWAP 3, 8
%endif
%if ARCH_X86_64
movsxd r2, r2d ; a
movsxd r3, r3d ; b
sar r4, 7 + %1 ; c >> (tile_order + 7)
movsxd r5, r5d ; scale
mov r6, 1 << (45 + %1)
imul r2, r5
add r2, r6
sar r2, 46 + %1 ; aa
imul r3, r5
add r3, r6
sar r3, 46 + %1 ; bb
imul r4, r5
shr r6, 1 + %1
add r4, r6
sar r4, 45 ; cc
%else
mov r0d, r4m ; c_lo
mov r2d, r5m ; c_hi
mov r1d, r6m ; scale
mov r5d, 1 << 12
shr r0d, 7 + %1
shl r2d, 25 - %1
or r0d, r2d ; r0d (eax) = c >> (tile_order + 7)
imul r1d ; r2d (edx) = (c >> ...) * scale >> 32
add r2d, r5d
sar r2d, 13
mov r4d, r2d ; cc
shl r5d, 1 + %1
mov r0d, r3m ; r0d (eax) = b
imul r1d ; r2d (edx) = b * scale >> 32
add r2d, r5d
sar r2d, 14 + %1
mov r3d, r2d ; bb
mov r0d, r2m ; r0d (eax) = a
imul r1d ; r2d (edx) = a * scale >> 32
add r2d, r5d
sar r2d, 14 + %1 ; aa
mov r0d, r0m
mov r1d, r1m
%endif
add r4d, 1 << (13 - %1)
mov r6d, r2d
add r6d, r3d
sar r6d, 1
sub r4d, r6d
BCASTW 1, r4d ; cc
BCASTW 2, r2d ; aa
%if a_shift
psllw m3, m2, a_shift ; aa * (mmsize / 2)
%endif
pmullw m2, [words_index]
psubw m1, m2 ; cc - aa * i
mov r4d, r2d ; aa
mov r6d, r4d
sar r6d, 31
xor r4d, r6d
sub r4d, r6d ; abs_a
mov r5d, r3d ; bb
mov r6d, r5d
sar r6d, 31
xor r5d, r6d
sub r5d, r6d ; abs_b
cmp r4d, r5d
cmovg r4d, r5d
add r4d, 2
sar r4d, 2 ; delta
BCASTW 2, r4d
psubw m1, m2 ; c1 = cc - aa * i - delta
paddw m2, m2 ; 2 * delta
%if a_shift
MUL r2d, (1 << %1) - (mmsize / 2)
sub r3d, r2d ; bb - (tile_size - mmsize / 2) * aa
%endif
%if ARCH_X86_64 || a_shift == 0
BCASTW 8, r3d
%endif
pxor m0, m0
mova m4, [words_tile%2]
mov r2d, (1 << %1)
jmp .loop_entry
.loop_start:
add r0, r1
%if ARCH_X86_64 || a_shift == 0
psubw m1, m8
%else
BCASTW 7, r3d
psubw m1, m7
%endif
.loop_entry:
%assign i 0
%rep (1 << %1) / mmsize
%if i
psubw m1, m3
%endif
CALC_LINE %1, 5, 1,2, 0,4, 7
psubw m1, m3
CALC_LINE %1, 6, 1,2, 0,4, 7
packuswb m5, m6
%if mmsize == 32
vpermq m5, m5, q3120
%endif
mova [r0 + i], m5
%assign i i + mmsize
%endrep
%if (1 << %1) < mmsize
CALC_LINE %1, 5, 1,2, 0,4, 7
packuswb m5, m6
vpermq m5, m5, q3120
mova [r0 + i], xm5
%endif
sub r2d,1
jnz .loop_start
RET
%endmacro
INIT_XMM sse2
FILL_HALFPLANE_TILE 4,16
FILL_HALFPLANE_TILE 5,32
INIT_YMM avx2
FILL_HALFPLANE_TILE 4,16
FILL_HALFPLANE_TILE 5,32
;------------------------------------------------------------------------------
; struct segment {
; int64_t c;
; int32_t a, b, scale, flags;
; int32_t x_min, x_max, y_min, y_max;
; };
;------------------------------------------------------------------------------
struc line
.c: resq 1
.a: resd 1
.b: resd 1
.scale: resd 1
.flags: resd 1
.x_min: resd 1
.x_max: resd 1
.y_min: resd 1
.y_max: resd 1
endstruc
;------------------------------------------------------------------------------
; ZEROFILL 1:dst, 2:size, 3:tmp
;------------------------------------------------------------------------------
%macro ZEROFILL 3
%assign %%n 128 / mmsize
mov %3, (%2) / 128
%%zerofill_loop:
%assign %%i 0
%rep %%n
mova [%1 + %%i], mm_zero
%assign %%i %%i + mmsize
%endrep
add %1, 128
sub %3, 1
jnz %%zerofill_loop
%assign %%i 0
%rep ((%2) / mmsize) & (%%n - 1)
mova [%1 + %%i], mm_zero
%assign %%i %%i + mmsize
%endrep
%endmacro
;------------------------------------------------------------------------------
; CALC_DELTA_FLAG 1:res, 2:line, 3-4:tmp
; Set bits of result register (res):
; bit 3 - for nonzero up_delta,
; bit 2 - for nonzero dn_delta.
;------------------------------------------------------------------------------
%macro CALC_DELTA_FLAG 4
mov %3d, [%2 + line.flags]
xor %4d, %4d
cmp %4d, [%2 + line.x_min]
cmovz %4d, %3d
xor %1d, %1d
test %3d, 2 ; SEGFLAG_UL_DR
cmovnz %1d, %4d
shl %3d, 2
xor %1d, %3d
and %4d, 4
and %1d, 4
lea %1d, [%1d + 2 * %1d]
xor %1d, %4d
%endmacro
;------------------------------------------------------------------------------
; UPDATE_DELTA 1:dn/up, 2:dst, 3:flag, 4:pos, 5:tmp
; Update delta array
;------------------------------------------------------------------------------
%macro UPDATE_DELTA 5
%ifidn %1, dn
%define %%op add
%define %%opi sub
%assign %%flag 1 << 2
%elifidn %1, up
%define %%op sub
%define %%opi add
%assign %%flag 1 << 3
%else
%error "dn/up expected"
%endif
test %3d, %%flag
jz %%skip
lea %5d, [4 * %4d - 256]
%%opi [%2], %5w
lea %5d, [4 * %4d]
%%op [%2 + 2], %5w
%%skip:
%endmacro
;------------------------------------------------------------------------------
; CALC_VBA 1:tile_order, 2:b
; Calculate b - (tile_size - (mmsize / sizeof(int16_t))) * a
;------------------------------------------------------------------------------
%macro CALC_VBA 2
BCASTW m_vba, %2d
%rep (2 << %1) / mmsize - 1
psubw mm_vba, mm_van
%endrep
%endmacro
;------------------------------------------------------------------------------
; FILL_BORDER_LINE 1:tile_order, 2:res, 3:abs_a[abs_ab], 4:b, 5:[abs_b],
; 6:size, 7:sum, 8-9:tmp, 10-14:m_tmp, 15:[m_tmp]
; Render top/bottom line of the trapezium with antialiasing
;------------------------------------------------------------------------------
%macro FILL_BORDER_LINE 15
mov %8d, %6d
shl %8d, 8 - %1 ; size << (8 - tile_order)
xor %9d, %9d
%if ARCH_X86_64
sub %8d, %3d ; abs_a
cmovg %8d, %9d
add %8d, 1 << (14 - %1)
shl %8d, 2 * %1 - 5 ; w
BCASTW %15, %8d
mov %9d, %5d ; abs_b
imul %9d, %6d
sar %9d, 6 ; dc_b
cmp %9d, %3d ; abs_a
cmovg %9d, %3d
%else
sub %8w, %3w ; abs_a
cmovg %8d, %9d
add %8w, 1 << (14 - %1)
shl %8d, 2 * %1 - 5 ; w
mov %9d, %3d ; abs_ab
shr %9d, 16 ; abs_b
imul %9d, %6d
sar %9d, 6 ; dc_b
cmp %9w, %3w
cmovg %9w, %3w
%endif
add %9d, 2
sar %9d, 2 ; dc
imul %7d, %4d ; sum * b
sar %7d, 7 ; avg * b
add %7d, %9d ; avg * b + dc
add %9d, %9d ; 2 * dc
imul %7d, %8d
sar %7d, 16
sub %7d, %6d ; -offs1
BCASTW %10, %7d
imul %9d, %8d
sar %9d, 16 ; offs2 - offs1
BCASTW %11, %9d
add %6d, %6d
BCASTW %12, %6d
%assign %%i 0
%rep (2 << %1) / mmsize
%if %%i
psubw mm_c, mm_van
%endif
%if ARCH_X86_64
pmulhw m%13, mm_c, m%15
%else
BCASTW %14, %8d
pmulhw m%13, mm_c, m%14
%endif
psubw m%13, m%10 ; c1
paddw m%14, m%13, m%11 ; c2
pmaxsw m%13, mm_zero
pmaxsw m%14, mm_zero
pminsw m%13, m%12
pminsw m%14, m%12
paddw m%13, m%14
paddw m%13, [%2 + %%i]
mova [%2 + %%i], m%13
%assign %%i %%i + mmsize
%endrep
%endmacro
;------------------------------------------------------------------------------
; SAVE_RESULT 1:tile_order, 2:buf, 3:stride, 4:src, 5:delta,
; 6-7:tmp, 8-11:m_tmp
; Convert and store internal buffer (with delta array) in the result buffer
;------------------------------------------------------------------------------
%macro SAVE_RESULT 11
mov %6d, 1 << %1
xor %7d, %7d
%%save_loop:
add %7w, [%5]
BCASTW %10, %7d
add %5, 2
%assign %%i 0
%rep (1 << %1) / mmsize
paddw m%8, m%10, [%4 + 2 * %%i]
PABSW %8, %11
paddw m%9, m%10, [%4 + 2 * %%i + mmsize]
PABSW %9, %11
packuswb m%8, m%9
%if mmsize == 32
vpermq m%8, m%8, q3120
%endif
mova [%2 + %%i], m%8
%assign %%i %%i + mmsize
%endrep
%if (1 << %1) < mmsize
paddw m%8, m%10, [%4 + 2 * %%i]
PABSW %8, %11
packuswb m%8, m%8
vpermq m%8, m%8, q3120
mova [%2 + %%i], xm%8
%endif
add %2, %3
add %4, 2 << %1
sub %6d, 1
jnz %%save_loop
%endmacro
;------------------------------------------------------------------------------
; GET_RES_ADDR 1:dst
; CALC_RES_ADDR 1:tile_order, 2:dst/index, 3:tmp, 4:[skip_calc]
; Calculate position of line in the internal buffer
;------------------------------------------------------------------------------
%macro GET_RES_ADDR 1
%if mmsize <= 16 && HAVE_ALIGNED_STACK
mov %1, rstk
%else
lea %1, [rstk + mmsize - 1]
and %1, ~(mmsize - 1)
%endif
%endmacro
%macro CALC_RES_ADDR 3-4 noskip
shl %2d, 1 + %1
%if mmsize <= 16 && HAVE_ALIGNED_STACK
add %2, rstk
%else
%ifidn %4, noskip
lea %3, [rstk + mmsize - 1]
and %3, ~(mmsize - 1)
%endif
add %2, %3
%endif
%endmacro
;------------------------------------------------------------------------------
; FILL_GENERIC_TILE 1:tile_order, 2:suffix
; void fill_generic_tile%2(uint8_t *buf, ptrdiff_t stride,
; const struct segment *line, size_t n_lines,
; int winding);
;------------------------------------------------------------------------------
%macro FILL_GENERIC_TILE 2
; t3=line t4=up/cur t5=dn/end t6=dn_pos t7=up_pos
; t8=a/abs_a/abs_ab t9=b t10=c/abs_b
%if ARCH_X86_64
DECLARE_REG_TMP 10,11,5,2, 4,9,6,7, 8,12,13
%else
DECLARE_REG_TMP 0,1,5,3, 4,6,6,0, 2,3,5
%endif
%assign tile_size 1 << %1
%assign delta_offs 2 * tile_size * tile_size
%assign alloc_size 2 * tile_size * (tile_size + 1) + 4
%assign buf_size 2 * tile_size * (tile_size + 1)
DEF_A_SHIFT %1
%if ARCH_X86_64
%define m_zero 6
%define m_full 7
%define mm_index m8
%define m_c 9
%define m_vba 10
%if a_shift
%define m_van 11
cglobal fill_generic_tile%2, 5,14,12
%else
cglobal fill_generic_tile%2, 5,14,11
%endif
%else
%define m_zero 5
%define m_full 4 ; tmp
%define mm_index [words_index]
%define m_c 7
%if a_shift
%define m_van 6
%define m_vba 3 ; tmp
%else
%define m_vba 6
%endif
%assign alloc_size alloc_size + 8
cglobal fill_generic_tile%2, 0,7,8
%endif
%define mm_zero m %+ m_zero
%define mm_full m %+ m_full
%define mm_c m %+ m_c
%define mm_vba m %+ m_vba
%if a_shift
%define mm_van m %+ m_van
%endif
%if mmsize <= 16 && HAVE_ALIGNED_STACK
%assign alloc_size alloc_size + stack_offset + gprsize + (mmsize - 1)
%assign alloc_size (alloc_size & ~(mmsize - 1)) - stack_offset - gprsize
%else
%assign alloc_size alloc_size + 2 * mmsize
%assign delta_offs delta_offs + mmsize
%assign buf_size buf_size + mmsize
%endif
SUB rstk, alloc_size
GET_RES_ADDR t0
pxor mm_zero, mm_zero
ZEROFILL t0, buf_size, t1
%if ARCH_X86_64 == 0
mov r4d, r4m
%endif
shl r4d, 8
mov [rstk + delta_offs], r4w
%if ARCH_X86_64
mova mm_index, [words_index]
mova mm_full, [words_tile%2]
%define dn_addr t5
%else
%define dn_addr [rstk + delta_offs + 2 * tile_size + 4]
%define dn_pos [rstk + delta_offs + 2 * tile_size + 8]
%endif
.line_loop:
%if ARCH_X86_64 == 0
mov t3, r2m
lea t0, [t3 + line_size]
mov r2m, t0
%endif
CALC_DELTA_FLAG t0, t3, t1,t2
mov t4d, [t3 + line.y_min]
mov t2d, [t3 + line.y_max]
%if ARCH_X86_64
mov t8d, t4d
mov t6d, t4d
and t6d, 63 ; up_pos
shr t4d, 6 ; up
mov t5d, t2d
mov t7d, t2d
and t7d, 63 ; dn_pos
shr t5d, 6 ; dn
UPDATE_DELTA up, rstk + 2 * t4 + delta_offs, t0,t6, t1
UPDATE_DELTA dn, rstk + 2 * t5 + delta_offs, t0,t7, t1
cmp t8d, t2d
%else
lea t1d, [t0d + 1]
cmp t4d, t2d
cmovnz t0d, t1d ; bit 0 -- not horz line
mov t6d, t2d
and t6d, 63 ; dn_pos
shr t2d, 6 ; dn
UPDATE_DELTA dn, rstk + 2 * t2 + delta_offs, t0,t6, t1
CALC_RES_ADDR %1, t2, t1
mov dn_addr, t2
mov dn_pos, t6d
mov t6d, t4d
and t6d, 63 ; up_pos
shr t4d, 6 ; up
UPDATE_DELTA up, rstk + 2 * t4 + delta_offs, t0,t6, t1
test t0d, 1
%endif
jz .end_line_loop
%if ARCH_X86_64
movsxd t8, dword [t3 + line.a]
movsxd t9, dword [t3 + line.b]
mov t10, [t3 + line.c]
sar t10, 7 + %1 ; c >> (tile_order + 7)
movsxd t0, dword [t3 + line.scale]
mov t1, 1 << (45 + %1)
imul t8, t0
add t8, t1
sar t8, 46 + %1 ; a
imul t9, t0
add t9, t1
sar t9, 46 + %1 ; b
imul t10, t0
shr t1, 1 + %1
add t10, t1
sar t10, 45 ; c
%else
mov r0d, [t3 + line.c]
mov r2d, [t3 + line.c + 4]
mov r1d, [t3 + line.scale]
shr r0d, 7 + %1
shl r2d, 25 - %1
or r0d, r2d ; r0d (eax) = c >> (tile_order + 7)
imul r1d ; r2d (edx) = (c >> ...) * scale >> 32
add r2d, 1 << 12
sar r2d, 13
mov t10d, r2d ; c
mov r0d, [t3 + line.b] ; r0d (eax)
imul r1d ; r2d (edx) = b * scale >> 32
add r2d, 1 << (13 + %1)
sar r2d, 14 + %1
mov r0d, [t3 + line.a] ; r0d (eax)
mov t9d, r2d ; b (overrides t3)
imul r1d ; r2d (edx) = a * scale >> 32
add r2d, 1 << (13 + %1)
sar r2d, 14 + %1 ; a (t8d)
%endif
mov t0d, t8d ; a
sar t0d, 1
sub t10d, t0d
mov t0d, t9d ; b
imul t0d, t4d
sub t10d, t0d
BCASTW m_c, t10d
BCASTW 0, t8d
%if a_shift
psllw mm_van, m0, a_shift ; a * (mmsize / 2)
%endif
pmullw m0, mm_index
psubw mm_c, m0 ; c - a * i
mov t0d, t8d ; a
sar t0d, 31
xor t8d, t0d
sub t8d, t0d ; abs_a
mov t0d, t9d ; b
mov t10d, t9d
sar t0d, 31
xor t10d, t0d
sub t10d, t0d ; abs_b
%if ARCH_X86_64 == 0
shl t10d, 16
or t8d, t10d ; abs_ab
%endif
CALC_RES_ADDR %1, t4, t0
%if ARCH_X86_64
CALC_RES_ADDR %1, t5, t0, skip
%endif
cmp t4, dn_addr
jz .single_line
%if ARCH_X86_64 || a_shift == 0
CALC_VBA %1, t9
%endif
test t6d, t6d
jz .generic_fist
mov t2d, 64
sub t2d, t6d ; 64 - up_pos
add t6d, 64 ; 64 + up_pos
FILL_BORDER_LINE %1, t4,t8,t9,t10,t2,t6, t0,t1, 0,1,2,3,4,5
%if ARCH_X86_64 == 0
mov t5, dn_addr
%if a_shift
CALC_VBA %1, t9
%endif
%endif
psubw mm_c, mm_vba
add t4, 2 << %1
cmp t4, t5
jge .end_loop
%if ARCH_X86_64 == 0
jmp .bulk_fill
%endif
.generic_fist:
%if ARCH_X86_64 == 0
mov t5, dn_addr
%if a_shift
CALC_VBA %1, t9
%endif
%endif
.bulk_fill:
mov t2d, 1 << (13 - %1)
mov t0d, t9d ; b
sar t0d, 1
sub t2d, t0d ; base
%if ARCH_X86_64
mov t0d, t10d ; abs_b
cmp t0d, t8d ; abs_a
cmovg t0d, t8d
%else
mov t0d, t8d ; abs_ab
shr t0d, 16 ; abs_b
cmp t0w, t8w
cmovg t0w, t8w
%endif
add t0d, 2
sar t0d, 2 ; dc
%if ARCH_X86_64
sub t2d, t0d ; base - dc
%else
sub t2w, t0w ; base - dc
%endif
add t0d, t0d ; 2 * dc
BCASTW 2, t0d
%if ARCH_X86_64
BCASTW 3, t2d
paddw mm_c, m3
%else
BCASTW 0, t2d
paddw mm_c, m0
mova mm_full, [words_tile%2]
%endif
.internal_loop:
%assign i 0
%rep (2 << %1) / mmsize
%if i
psubw mm_c, mm_van
%endif
CALC_LINE %1, 0, m_c,2, m_zero,m_full, 1
paddw m0, [t4 + i]
mova [t4 + i], m0
%assign i i + mmsize
%endrep
psubw mm_c, mm_vba
add t4, 2 << %1
cmp t4, t5
jl .internal_loop
%if ARCH_X86_64
psubw mm_c, m3
%else
BCASTW 0, t2d
psubw mm_c, m0
%endif
.end_loop:
%if ARCH_X86_64
test t7d, t7d
jz .end_line_loop
xor t6d, t6d
%else
mov t2d, dn_pos
test t2d, t2d
jz .end_line_loop
mov t6d, t2d
jmp .last_line
%endif
.single_line:
%if ARCH_X86_64 == 0
mov t7d, dn_pos
%endif
mov t2d, t7d
sub t2d, t6d ; dn_pos - up_pos
add t6d, t7d ; dn_pos + up_pos
.last_line:
FILL_BORDER_LINE %1, t4,t8,t9,t10,t2,t6, t0,t1, 0,1,2,3,4,5
.end_line_loop:
%if ARCH_X86_64
add r2, line_size
sub r3, 1
%else
sub dword r3m, 1
%endif
jnz .line_loop
%if ARCH_X86_64 == 0
mov r0, r0m
mov r1, r1m
%endif
GET_RES_ADDR r2
lea r3, [rstk + delta_offs]
SAVE_RESULT %1, r0,r1,r2,r3, r4,t2, 0,1,2,3
ADD rstk, alloc_size
RET
%endmacro
INIT_XMM sse2
FILL_GENERIC_TILE 4,16
FILL_GENERIC_TILE 5,32
INIT_YMM avx2
FILL_GENERIC_TILE 4,16
FILL_GENERIC_TILE 5,32
|