1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
|
#include "common/common.h"
#include "common/msg.h"
#include "ra_pl.h"
#include "utils.h"
struct ra_pl {
const struct pl_gpu *gpu;
};
static inline const struct pl_gpu *get_gpu(const struct ra *ra)
{
struct ra_pl *p = ra->priv;
return p->gpu;
}
static struct ra_fns ra_fns_pl;
const struct pl_gpu *ra_pl_get(const struct ra *ra)
{
return ra->fns == &ra_fns_pl ? get_gpu(ra) : NULL;
}
struct ra *ra_create_pl(const struct pl_gpu *gpu, struct mp_log *log)
{
assert(gpu);
struct ra *ra = talloc_zero(NULL, struct ra);
ra->log = log;
ra->fns = &ra_fns_pl;
struct ra_pl *p = ra->priv = talloc_zero(ra, struct ra_pl);
p->gpu = gpu;
ra->glsl_version = gpu->glsl.version;
ra->glsl_vulkan = gpu->glsl.vulkan;
ra->glsl_es = gpu->glsl.gles;
ra->caps = RA_CAP_DIRECT_UPLOAD | RA_CAP_NESTED_ARRAY | RA_CAP_FRAGCOORD;
if (gpu->caps & PL_GPU_CAP_COMPUTE)
ra->caps |= RA_CAP_COMPUTE | RA_CAP_NUM_GROUPS;
if (gpu->caps & PL_GPU_CAP_PARALLEL_COMPUTE)
ra->caps |= RA_CAP_PARALLEL_COMPUTE;
if (gpu->caps & PL_GPU_CAP_INPUT_VARIABLES)
ra->caps |= RA_CAP_GLOBAL_UNIFORM;
if (gpu->limits.max_tex_1d_dim)
ra->caps |= RA_CAP_TEX_1D;
if (gpu->limits.max_tex_3d_dim)
ra->caps |= RA_CAP_TEX_3D;
if (gpu->limits.max_ubo_size)
ra->caps |= RA_CAP_BUF_RO;
if (gpu->limits.max_ssbo_size)
ra->caps |= RA_CAP_BUF_RW;
if (gpu->limits.min_gather_offset && gpu->limits.max_gather_offset)
ra->caps |= RA_CAP_GATHER;
// Semi-hack: assume all textures are blittable if r8 is
const struct pl_fmt *r8 = pl_find_named_fmt(gpu, "r8");
if (r8->caps & PL_FMT_CAP_BLITTABLE)
ra->caps |= RA_CAP_BLIT;
ra->max_texture_wh = gpu->limits.max_tex_2d_dim;
ra->max_shmem = gpu->limits.max_shmem_size;
ra->max_pushc_size = gpu->limits.max_pushc_size;
// Set up format wrappers
for (int i = 0; i < gpu->num_formats; i++) {
const struct pl_fmt *plfmt = gpu->formats[i];
static const enum ra_ctype fmt_type_map[PL_FMT_TYPE_COUNT] = {
[PL_FMT_UNORM] = RA_CTYPE_UNORM,
[PL_FMT_UINT] = RA_CTYPE_UINT,
[PL_FMT_FLOAT] = RA_CTYPE_FLOAT,
};
enum ra_ctype type = fmt_type_map[plfmt->type];
if (!type || !(plfmt->caps & PL_FMT_CAP_SAMPLEABLE))
continue;
struct ra_format *rafmt = talloc_zero(ra, struct ra_format);
*rafmt = (struct ra_format) {
.name = plfmt->name,
.priv = (void *) plfmt,
.ctype = type,
.ordered = pl_fmt_is_ordered(plfmt),
.num_components = plfmt->num_components,
.pixel_size = plfmt->texel_size,
.linear_filter = plfmt->caps & PL_FMT_CAP_LINEAR,
.renderable = plfmt->caps & PL_FMT_CAP_RENDERABLE,
.storable = plfmt->caps & PL_FMT_CAP_STORABLE,
.glsl_format = plfmt->glsl_format,
};
for (int c = 0; c < plfmt->num_components; c++) {
rafmt->component_size[c] = plfmt->host_bits[c];
rafmt->component_depth[c] = plfmt->component_depth[c];
}
MP_TARRAY_APPEND(ra, ra->formats, ra->num_formats, rafmt);
}
return ra;
}
static void destroy_ra_pl(struct ra *ra)
{
talloc_free(ra);
}
static struct ra_format *map_fmt(struct ra *ra, const struct pl_fmt *plfmt)
{
for (int i = 0; i < ra->num_formats; i++) {
if (ra->formats[i]->priv == plfmt)
return ra->formats[i];
}
MP_ERR(ra, "Failed mapping pl_fmt '%s' to ra_fmt?\n", plfmt->name);
return NULL;
}
bool mppl_wrap_tex(struct ra *ra, const struct pl_tex *pltex,
struct ra_tex *out_tex)
{
if (!pltex)
return false;
*out_tex = (struct ra_tex) {
.params = {
.dimensions = pl_tex_params_dimension(pltex->params),
.w = pltex->params.w,
.h = pltex->params.h,
.d = pltex->params.d,
.format = map_fmt(ra, pltex->params.format),
.render_src = pltex->params.sampleable,
.render_dst = pltex->params.renderable,
.storage_dst = pltex->params.storable,
.blit_src = pltex->params.blit_src,
.blit_dst = pltex->params.blit_dst,
.host_mutable = pltex->params.host_writable,
.downloadable = pltex->params.host_readable,
.src_linear = pltex->params.sample_mode == PL_TEX_SAMPLE_LINEAR,
.src_repeat = pltex->params.address_mode == PL_TEX_ADDRESS_REPEAT,
},
.priv = (void *) pltex,
};
return !!out_tex->params.format;
}
static struct ra_tex *tex_create_pl(struct ra *ra,
const struct ra_tex_params *params)
{
const struct pl_gpu *gpu = get_gpu(ra);
// Check size limits
bool ok = false;
switch (params->dimensions) {
case 1:
ok = params->w <= gpu->limits.max_tex_1d_dim;
break;
case 2:
ok = params->w <= gpu->limits.max_tex_2d_dim &&
params->h <= gpu->limits.max_tex_2d_dim;
break;
case 3:
ok = params->w <= gpu->limits.max_tex_2d_dim &&
params->h <= gpu->limits.max_tex_2d_dim &&
params->d <= gpu->limits.max_tex_2d_dim;
break;
};
if (!ok) {
MP_ERR(ra, "Texture size %dx%dx%d exceeds dimension limits!\n",
params->w, params->h, params->d);
return NULL;
}
const struct pl_tex *pltex = pl_tex_create(gpu, &(struct pl_tex_params) {
.w = params->w,
.h = params->dimensions >= 2 ? params->h : 0,
.d = params->dimensions >= 3 ? params->d : 0,
.format = params->format->priv,
.sampleable = params->render_src,
.renderable = params->render_dst,
.storable = params->storage_dst,
.blit_src = params->blit_src,
.blit_dst = params->blit_dst || params->render_dst,
.host_writable = params->host_mutable,
.host_readable = params->downloadable,
.sample_mode = params->src_linear ? PL_TEX_SAMPLE_LINEAR
: PL_TEX_SAMPLE_NEAREST,
.address_mode = params->src_repeat ? PL_TEX_ADDRESS_REPEAT
: PL_TEX_ADDRESS_CLAMP,
.initial_data = params->initial_data,
});
struct ra_tex *ratex = talloc_ptrtype(NULL, ratex);
if (!mppl_wrap_tex(ra, pltex, ratex)) {
pl_tex_destroy(gpu, &pltex);
talloc_free(ratex);
return NULL;
}
return ratex;
}
static void tex_destroy_pl(struct ra *ra, struct ra_tex *tex)
{
if (!tex)
return;
pl_tex_destroy(get_gpu(ra), (const struct pl_tex **) &tex->priv);
talloc_free(tex);
}
static int texel_stride_w(size_t stride, const struct pl_tex *tex)
{
size_t texel_size = tex->params.format->texel_size;
int texels = stride / texel_size;
assert(texels * texel_size == stride);
return texels;
}
static bool tex_upload_pl(struct ra *ra, const struct ra_tex_upload_params *params)
{
const struct pl_tex *tex = params->tex->priv;
struct pl_tex_transfer_params pl_params = {
.tex = tex,
.buf = params->buf ? params->buf->priv : NULL,
.buf_offset = params->buf_offset,
.ptr = (void *) params->src,
};
if (params->tex->params.dimensions == 2) {
pl_params.stride_w = texel_stride_w(params->stride, tex);
if (params->rc) {
pl_params.rc = (struct pl_rect3d) {
.x0 = params->rc->x0, .x1 = params->rc->x1,
.y0 = params->rc->y0, .y1 = params->rc->y1,
};
}
}
return pl_tex_upload(get_gpu(ra), &pl_params);
}
static bool tex_download_pl(struct ra *ra, struct ra_tex_download_params *params)
{
const struct pl_tex *tex = params->tex->priv;
struct pl_tex_transfer_params pl_params = {
.tex = tex,
.ptr = params->dst,
.stride_w = texel_stride_w(params->stride, tex),
};
return pl_tex_download(get_gpu(ra), &pl_params);
}
static struct ra_buf *buf_create_pl(struct ra *ra,
const struct ra_buf_params *params)
{
static const enum pl_buf_type buf_type[] = {
[RA_BUF_TYPE_TEX_UPLOAD] = PL_BUF_TEX_TRANSFER,
[RA_BUF_TYPE_SHADER_STORAGE] = PL_BUF_STORAGE,
[RA_BUF_TYPE_UNIFORM] = PL_BUF_UNIFORM,
[RA_BUF_TYPE_SHARED_MEMORY] = 0,
};
const struct pl_gpu *gpu = get_gpu(ra);
size_t max_size[] = {
[PL_BUF_TEX_TRANSFER] = gpu->limits.max_xfer_size,
[PL_BUF_UNIFORM] = gpu->limits.max_ubo_size,
[PL_BUF_STORAGE] = gpu->limits.max_ssbo_size,
};
if (params->size > max_size[buf_type[params->type]]) {
MP_ERR(ra, "Buffer size %zu exceeds size limits!\n", params->size);
return NULL;
}
const struct pl_buf *plbuf = pl_buf_create(gpu, &(struct pl_buf_params) {
.type = buf_type[params->type],
.size = params->size,
.host_mapped = params->host_mapped,
.host_writable = params->host_mutable,
.initial_data = params->initial_data,
});
if (!plbuf)
return NULL;
struct ra_buf *rabuf = talloc_ptrtype(NULL, rabuf);
*rabuf = (struct ra_buf) {
.params = *params,
.data = plbuf->data,
.priv = (void *) plbuf,
};
rabuf->params.initial_data = NULL;
return rabuf;
}
static void buf_destroy_pl(struct ra *ra, struct ra_buf *buf)
{
if (!buf)
return;
pl_buf_destroy(get_gpu(ra), (const struct pl_buf **) &buf->priv);
talloc_free(buf);
}
static void buf_update_pl(struct ra *ra, struct ra_buf *buf, ptrdiff_t offset,
const void *data, size_t size)
{
pl_buf_write(get_gpu(ra), buf->priv, offset, data, size);
}
static bool buf_poll_pl(struct ra *ra, struct ra_buf *buf)
{
return !pl_buf_poll(get_gpu(ra), buf->priv, 0);
}
static void clear_pl(struct ra *ra, struct ra_tex *dst, float color[4],
struct mp_rect *scissor)
{
// TODO: implement scissor clearing by bltting a 1x1 tex instead
pl_tex_clear(get_gpu(ra), dst->priv, color);
}
static void blit_pl(struct ra *ra, struct ra_tex *dst, struct ra_tex *src,
struct mp_rect *dst_rc, struct mp_rect *src_rc)
{
struct pl_rect3d plsrc = {0}, pldst = {0};
if (src_rc) {
plsrc.x0 = MPMIN(MPMAX(src_rc->x0, 0), src->params.w);
plsrc.y0 = MPMIN(MPMAX(src_rc->y0, 0), src->params.h);
plsrc.x1 = MPMIN(MPMAX(src_rc->x1, 0), src->params.w);
plsrc.y1 = MPMIN(MPMAX(src_rc->y1, 0), src->params.h);
}
if (dst_rc) {
pldst.x0 = MPMIN(MPMAX(dst_rc->x0, 0), dst->params.w);
pldst.y0 = MPMIN(MPMAX(dst_rc->y0, 0), dst->params.h);
pldst.x1 = MPMIN(MPMAX(dst_rc->x1, 0), dst->params.w);
pldst.y1 = MPMIN(MPMAX(dst_rc->y1, 0), dst->params.h);
}
pl_tex_blit(get_gpu(ra), dst->priv, src->priv, pldst, plsrc);
}
static const enum pl_var_type var_type[RA_VARTYPE_COUNT] = {
[RA_VARTYPE_INT] = PL_VAR_SINT,
[RA_VARTYPE_FLOAT] = PL_VAR_FLOAT,
};
static const enum pl_desc_type desc_type[RA_VARTYPE_COUNT] = {
[RA_VARTYPE_TEX] = PL_DESC_SAMPLED_TEX,
[RA_VARTYPE_IMG_W] = PL_DESC_STORAGE_IMG,
[RA_VARTYPE_BUF_RO] = PL_DESC_BUF_UNIFORM,
[RA_VARTYPE_BUF_RW] = PL_DESC_BUF_STORAGE,
};
static const enum pl_fmt_type fmt_type[RA_VARTYPE_COUNT] = {
[RA_VARTYPE_INT] = PL_FMT_SINT,
[RA_VARTYPE_FLOAT] = PL_FMT_FLOAT,
[RA_VARTYPE_BYTE_UNORM] = PL_FMT_UNORM,
};
static const size_t var_size[RA_VARTYPE_COUNT] = {
[RA_VARTYPE_INT] = sizeof(int),
[RA_VARTYPE_FLOAT] = sizeof(float),
[RA_VARTYPE_BYTE_UNORM] = sizeof(uint8_t),
};
static struct ra_layout uniform_layout_pl(struct ra_renderpass_input *inp)
{
// To get the alignment requirements, we try laying this out with
// an offset of 1 and then see where it ends up. This will always be
// the minimum alignment requirement.
struct pl_var_layout layout = pl_buf_uniform_layout(1, &(struct pl_var) {
.name = inp->name,
.type = var_type[inp->type],
.dim_v = inp->dim_v,
.dim_m = inp->dim_m,
.dim_a = 1,
});
return (struct ra_layout) {
.align = layout.offset,
.stride = layout.stride,
.size = layout.size,
};
}
static struct ra_layout push_constant_layout_pl(struct ra_renderpass_input *inp)
{
struct pl_var_layout layout = pl_push_constant_layout(1, &(struct pl_var) {
.name = inp->name,
.type = var_type[inp->type],
.dim_v = inp->dim_v,
.dim_m = inp->dim_m,
.dim_a = 1,
});
return (struct ra_layout) {
.align = layout.offset,
.stride = layout.stride,
.size = layout.size,
};
}
static int desc_namespace_pl(struct ra *ra, enum ra_vartype type)
{
return pl_desc_namespace(get_gpu(ra), desc_type[type]);
}
struct pass_priv {
const struct pl_pass *pl_pass;
uint16_t *inp_index; // index translation map
// Space to hold the descriptor bindings and variable updates
struct pl_desc_binding *binds;
struct pl_var_update *varups;
int num_varups;
};
static struct ra_renderpass *renderpass_create_pl(struct ra *ra,
const struct ra_renderpass_params *params)
{
void *tmp = talloc_new(NULL);
const struct pl_gpu *gpu = get_gpu(ra);
struct ra_renderpass *pass = NULL;
static const enum pl_pass_type pass_type[] = {
[RA_RENDERPASS_TYPE_RASTER] = PL_PASS_RASTER,
[RA_RENDERPASS_TYPE_COMPUTE] = PL_PASS_COMPUTE,
};
struct pl_var *vars = NULL;
struct pl_desc *descs = NULL;
int num_vars = 0, num_descs = 0;
struct pass_priv *priv = talloc_ptrtype(tmp, priv);
priv->inp_index = talloc_zero_array(priv, uint16_t, params->num_inputs);
for (int i = 0; i < params->num_inputs; i++) {
const struct ra_renderpass_input *inp = ¶ms->inputs[i];
if (var_type[inp->type]) {
priv->inp_index[i] = num_vars;
MP_TARRAY_APPEND(tmp, vars, num_vars, (struct pl_var) {
.name = inp->name,
.type = var_type[inp->type],
.dim_v = inp->dim_v,
.dim_m = inp->dim_m,
.dim_a = 1,
});
} else if (desc_type[inp->type]) {
priv->inp_index[i] = num_descs;
MP_TARRAY_APPEND(tmp, descs, num_descs, (struct pl_desc) {
.name = inp->name,
.type = desc_type[inp->type],
.binding = inp->binding,
.access = inp->type == RA_VARTYPE_IMG_W ? PL_DESC_ACCESS_WRITEONLY
: inp->type == RA_VARTYPE_BUF_RW ? PL_DESC_ACCESS_READWRITE
: PL_DESC_ACCESS_READONLY,
});
}
}
// Allocate space to store the bindings map persistently
priv->binds = talloc_zero_array(priv, struct pl_desc_binding, num_descs);
struct pl_pass_params pl_params = {
.type = pass_type[params->type],
.variables = vars,
.num_variables = num_vars,
.descriptors = descs,
.num_descriptors = num_descs,
.push_constants_size = params->push_constants_size,
.glsl_shader = params->type == RA_RENDERPASS_TYPE_COMPUTE
? params->compute_shader
: params->frag_shader,
.cached_program = params->cached_program.start,
.cached_program_len = params->cached_program.len,
};
struct pl_blend_params blend_params;
if (params->type == RA_RENDERPASS_TYPE_RASTER) {
pl_params.vertex_shader = params->vertex_shader;
pl_params.vertex_type = PL_PRIM_TRIANGLE_LIST;
pl_params.vertex_stride = params->vertex_stride;
pl_params.target_dummy.params.format = params->target_format->priv;
pl_params.load_target = !params->invalidate_target;
if (params->enable_blend) {
pl_params.blend_params = &blend_params;
blend_params = (struct pl_blend_params) {
// Same enum order as ra_blend
.src_rgb = (enum ra_blend) params->blend_src_rgb,
.dst_rgb = (enum ra_blend) params->blend_dst_rgb,
.src_alpha = (enum ra_blend) params->blend_src_alpha,
.dst_alpha = (enum ra_blend) params->blend_dst_alpha,
};
}
for (int i = 0; i < params->num_vertex_attribs; i++) {
const struct ra_renderpass_input *inp = ¶ms->vertex_attribs[i];
struct pl_vertex_attrib attrib = {
.name = inp->name,
.offset = inp->offset,
.location = i,
.fmt = pl_find_fmt(gpu, fmt_type[inp->type], inp->dim_v, 0,
var_size[inp->type] * 8, PL_FMT_CAP_VERTEX),
};
if (!attrib.fmt) {
MP_ERR(ra, "Failed mapping vertex attrib '%s' to pl_fmt?\n",
inp->name);
goto error;
}
MP_TARRAY_APPEND(tmp, pl_params.vertex_attribs,
pl_params.num_vertex_attribs, attrib);
}
}
priv->pl_pass = pl_pass_create(gpu, &pl_params);
if (!priv->pl_pass)
goto error;
pass = talloc_ptrtype(NULL, pass);
*pass = (struct ra_renderpass) {
.params = *ra_renderpass_params_copy(pass, params),
.priv = talloc_steal(pass, priv),
};
pass->params.cached_program = (struct bstr) {
.start = (void *) priv->pl_pass->params.cached_program,
.len = priv->pl_pass->params.cached_program_len,
};
// fall through
error:
talloc_free(tmp);
return pass;
}
static void renderpass_destroy_pl(struct ra *ra, struct ra_renderpass *pass)
{
if (!pass)
return;
struct pass_priv *priv = pass->priv;
pl_pass_destroy(get_gpu(ra), (const struct pl_pass **) &priv->pl_pass);
talloc_free(pass);
}
static void renderpass_run_pl(struct ra *ra,
const struct ra_renderpass_run_params *params)
{
struct pass_priv *p = params->pass->priv;
p->num_varups = 0;
for (int i = 0; i < params->num_values; i++) {
const struct ra_renderpass_input_val *val = ¶ms->values[i];
const struct ra_renderpass_input *inp = ¶ms->pass->params.inputs[i];
if (var_type[inp->type]) {
MP_TARRAY_APPEND(p, p->varups, p->num_varups, (struct pl_var_update) {
.index = p->inp_index[val->index],
.data = val->data,
});
} else {
struct pl_desc_binding bind;
switch (inp->type) {
case RA_VARTYPE_TEX:
case RA_VARTYPE_IMG_W:
bind.object = (* (struct ra_tex **) val->data)->priv;
break;
case RA_VARTYPE_BUF_RO:
case RA_VARTYPE_BUF_RW:
bind.object = (* (struct ra_buf **) val->data)->priv;
break;
default: abort();
};
p->binds[p->inp_index[val->index]] = bind;
};
}
struct pl_pass_run_params pl_params = {
.pass = p->pl_pass,
.var_updates = p->varups,
.num_var_updates = p->num_varups,
.desc_bindings = p->binds,
.push_constants = params->push_constants,
};
if (p->pl_pass->params.type == PL_PASS_RASTER) {
pl_params.target = params->target->priv;
pl_params.viewport = mp_rect2d_to_pl(params->viewport);
pl_params.scissors = mp_rect2d_to_pl(params->scissors);
pl_params.vertex_data = params->vertex_data;
pl_params.vertex_count = params->vertex_count;
} else {
for (int i = 0; i < MP_ARRAY_SIZE(pl_params.compute_groups); i++)
pl_params.compute_groups[i] = params->compute_groups[i];
}
pl_pass_run(get_gpu(ra), &pl_params);
}
static struct ra_fns ra_fns_pl = {
.destroy = destroy_ra_pl,
.tex_create = tex_create_pl,
.tex_destroy = tex_destroy_pl,
.tex_upload = tex_upload_pl,
.tex_download = tex_download_pl,
.buf_create = buf_create_pl,
.buf_destroy = buf_destroy_pl,
.buf_update = buf_update_pl,
.buf_poll = buf_poll_pl,
.clear = clear_pl,
.blit = blit_pl,
.uniform_layout = uniform_layout_pl,
.push_constant_layout = push_constant_layout_pl,
.desc_namespace = desc_namespace_pl,
.renderpass_create = renderpass_create_pl,
.renderpass_destroy = renderpass_destroy_pl,
.renderpass_run = renderpass_run_pl,
};
|